

Keyboard Encoder Circuits

For additional application information, see AN-128 and AN-139 at the end of this section.

MM5740 90-key keyboard encoder

general description


The MM5740 MOS/LSI keyboard encoder is a complete keyboard interface system capable of encoding 90 single pole single throw switch closures into a usable 9-bit code. It is organized as a bit paired system and is capable of N key or two key rollover. The MM5740 is fabricated with silicon gate technology and provides for direct TTL/DTL compatibility on Data and Strobe outputs without the use of any special interface components.


features

- TRI-STATE® data outputs directly compatible with TTL/DTL or MOS logic
- Function inputs directly compatible with TTL/ DTL logic

- Only one TTL level clock required
- N key/two key rollover (mask programmable)
- 90 key-quad mode capability
- One character data storage
- Repeat function (selectable)
- Shift lock with indicator capability
- Key bounce masking by single external capacitor
- Level or pulse data strobe output
- Data strobe pulse width control

block and connection diagrams





TRI-STATE is a registered trademark of National Semiconductor Corp.

absolute maximum ratings

Data and Clock Input Voltages and Supply Voltages with Respect to V_{SS} Power Dissipation Operating Temperature Storage Temperature

Lead Temperature (Soldering, 10 seconds)

+0.3V to -20V 600 mW at $T_A = +25^{\circ}C$ $-25^{\circ}C$ to $+70^{\circ}C$ ambient $-65^{\circ}C$ to $+160^{\circ}C$ $300^{\circ}C$

electrical characteristics (Note 1,5)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Clast	Repetition Rate		10		200	kHz
		- 0.00111-	2.4	1	2.6	μs
Clock	Pulse Width	Rep. Rate = 200 kHz Rep. Rate = 10 kHz	20		80	μs
Clock	Amplitude					.,
	gic Level "0"			1 1	3.25	V
	gic Lével "1"		+0.4	1 1		
Clock	Transition Times				100	ns .
Ris	etime	Rep. Rate = 200 kHz		1 1	100	ns
Fal	Itime	Rep. Rate = 200 kHz			100	l
Clock	Input Capacitance			5.0		pF
Data I	nput Levels, Y1 thru Y10		'		_	.,
	gic Level "0"				V _{SS} - 1.5	V.,
	gic Level "1"		-4.5		3.25	V
Lo	gic Level "0"		+0.4		3.25	ľ
Lo	gic Level "1"		10.4			
Data S	Strobe Control		l	İ	+3.5	V
	gic Level "0"		+0.4	1	3.5	V
Lo	gic Level "1"		10.4	1		1
Data	Output Levels, X1 thru X9			1	V _{SS} = 0.75	1 v
	gic Level "0"	When Connected to Y1 thru Y10	-4.5	1	Vss 0.75	V
Lo	ogic Level "1"	via Switch Matrix, (C _L = 75 pF)	1.5			
	ru B9 and Data Strobe			1	V _{SS} - 1.0	V
	ogic Level "0"	$I = 100\mu A$ (Note 2) I = 1.6 mA (Note 2)	+0.4		155	V
Lo	ogic Level "1"			V _{GG} - 2.0		l v
Shift	Lock Voltage Open	Before Closure		· ·		V
Shift	Lock Voltage Closed	Switch Closed		V _{SS}		1
Shift	Lock Voltage Locked	After Release, (I = 1.0 mA)		V _{SS} 5.0	V _{SS} - 8.0	V
		(Figure 2)				
Trans	sition Times			1		
D	ata Strobe (T _{DS1})	C _L = 100 pF, I = 1.6 mA			2.5 1.0	μs μs
D	ata Strobe (T _{DS0})	C _L = 100 pF, I = 100μA			1.0	
Data	Output Levels			-	25	μs
	Γ _{DO1})	C _L = 100 pF, I = 1.6 mA			2.5	μs
Τ)	(DO0)	$C_L = 100 \text{ pF}, I = 100 \mu A$			1	
Outp	out Enable Setup Time (Toes)		2.5			μs
Outr	out Enable Release Time (Toen)		2.5			μs
	eat Input Pulse Width (T _{RPW})	(Note 3)				
usbe	cat imput i uise widoi (i RPW)	f _{CLOCK} = 10 kHz	10			ms
		f _{CLOCK} = 200 kHz	0.5	1		ms
-	er Supply Current	I _{GG} , I _{SS}		. 20	35	mA

Note 1: These specifications apply for V_{SS} = +5.0 VDC ±5%, V_{GG} = -12.0 VDC ±5%, V_{LL} = GND and T_{A} = 0°C to +70°C.

Note 2: When outputs B1 thru B9 and Data Strobe are driving TTL/DTL VSS - VLL \leq 5.25V. When driving MOS, VSS - VLL \leq 10.0V.


Note 3: Trpw min = 100 x fclock

Note 4: If shift and control inputs are derived from a single pole, single throw switch closure to V_{SS}, a 100 OHM resistor returned to V_{LL} (GND) is required on these inputs.


Note 5: The following inputs have internal pull-up resistors to V_{SS}: clock, output enable, repeat, shift, control.

description of p	in functions	
NAME	PIN NO.	FUNCTION
X1-X9	4-12	These pins are chip outputs which are used to drive the key switch matrix. When activated (at the appropriate scan time) they are driven high.
Y1-Y10	22-31	Pins 22-31 are the Y sense inputs which are connected to the X drive lines via the key switch matrix. They are internally precharged to a low state and are pulled high upon switch closure.
B1-B9	1, 33-40	These are the data outputs which represent the code for each keyswitch. They are TRI-STATE outputs with direct TTL compatibility. When the output enable input (Pin 15) is high, these outputs are in the third state.
Data Strobe Output	13	The function of this pin is to indicate that valid data has been entered by the keyboard and is ready for acceptance. An active data strobe is indicated by a high level. The data strobe may be operated in the pulse or level mode as indicated by the timing diagram.
Data Strobe Control	14	The basic purpose of this input is to provide data strobe output pulse width control. When connected to the data strobe output (Pin 13), the data strobe will exhibit a one bit wide pulse width. The pulse width may be varied by interposing an RC network between the data strobe output and the strobe control input. For level mode of operation the data strobe control input may be tied to Vss or to the data strobe output.
Output Enable	15	This input serves to TRI-STATE the data output (B1-B9) lines. In addition, it controls the return of the data strobe to the idle condition (low state) which is needed in the level strobe mode of operation.
Repeat	16	The repeat input is designed to accept a repeat signal via the repeat key. One data strobe will be issued for each positive interval of the repeat signal. Thus, if a 10 Hz signal is applied to the repeat input via the repeat switch, a 10 character per second data strobe will be issued when a data key and the repeat key are held depressed.
Key-Bounce Mask	17	This pin is intended as a timing node to mask switch key-bounce. The mask time interval is generated by connecting a capacitor to this pin.
Shift Control	21	When this input is brought to a logic "0" ($\rm V_{SS}$) level, the encoder will assume the shifted character mode.
	19	A logic "0" places the encoder in the control character mode.
Shift Lock I/O	20	This pin is intended to serve as an input when the shift lock key is depressed. It places the encoder in the shift mode. Upon release of the key, the shift mode will be maintained and this pin will serve as an output to drive an indicator. This function is reset by depressing the shift key.
Clock	3	A TTL compatible clock signal is applied to this pin. A bit time is defined as the time from one negative going transition to the succeeding negative going transition of the clock.
V _{SS}	32	+5.0V supply
V _{LL}	2	Ground
V _{GG}	18	-12V supply

timing diagram



applications information



Pulse Data Strobe Mode

Level Data Strobe Mode

key bounce capacitor values




FIGURE 1. Key-Bounce Mask Time

application






FIGURE 2. Shift Logic I/O Interface

repeat switch function




Repeat Switch Connections



Note: Both Repeat Switch and a Data Key must be depressed to enable repeat function. For N-Key Rollover, the data outputs will represent the current valid data key (N Key Roll during Repeat).

Repeat Function

typical applications



CODE ASSIGNMENT CHART

Customer:	
Date	

MAT	RIX RESS		CC	оммо	ON			UNSI	HFT				IFT			CONT	ROL			SHI CONT				CHAR	ACTER	
х	Y.	В1	В2	В3	B4	Bg	85	В ₆	В7	88	B ₅	В6	B ₇	88	B ₅	В ₆	B ₇	В8	B ₅	В ₆	В7	B ₈	US	s	. с	sc
(Note 3)													<u> </u>						_							
	2												<u> </u>	<u> </u>				_	<u> </u>	<u> </u>	L				ļ	ļ
	3	_	_		_							_	-	<u> </u>			-	_	<u> </u>	_	-	-			ļ	├
	4				-		<u> </u>	-	-		<u> </u>	├	-		_	- '		-							<u> </u>	
	5									-				<u></u>		-	_	_	_	_	<u> </u>	_	ļ		ļ	-
	6	<u> </u>	_		├	_		ļ	_		<u> </u>	ļ	<u> </u>	<u> </u>			ļ	_	<u> </u>						ļ	
	7	ļ	_	<u> </u>		_	<u> </u>			_		ļ	ļ	<u> </u>	<u> </u>	_		_	<u> </u>		<u> </u>				<u> </u>	
	8	ļ	_			<u> </u>		-	_	_	_	_	ļ	<u> </u>							-	ļ			ļ	ļ
	9						<u> </u>	<u> </u>					<u> </u>		_	_			┞—	<u> </u>	├	ļ	<u> </u>	<u> </u>	ļ	
	10			-	<u> </u>	-	ļ					-	-		-							<u> </u>	ļ		 	
	1	<u> </u>		<u> </u>	ļ		<u> </u>						-			-		-							 	-
	2	-					-				<u> </u>				<u> </u>											ļ
	3	-				-	├		-			-	 		-	-		_					ļ		 	
	4			-		-	├			_	<u> </u>		├				ļ	-			-			-	 	
	5			-		_	 			_	-	-	-	-	├-	-		-	-	_	-	<u> </u>	 			
	6	-		-		_				-	<u> </u>	-		-			-	-	├	-	-	ļ			-	
	7	├	-		 		 	 		-	ļ	-		-			ļ	-	 		-	<u> </u>	ļ		-	├
	9	<u> </u>		ļ	 		 		-	-		-		-	 	-	-	-		 	├					-
	10	<u> </u>	-			-							-						-	-			<u> </u>		 	
	10	-	-	-		-	-		-	-		-		-	-	-		-		-	-			ļ		
	2	├—	-	-	-		├	-	-	-	-	-	-	-	-		-		<u> </u>	-	-		-		 	
	3	-	-	-	<u> </u>	-	 		-		<u>-</u>	-		-	├		-	-	├	-	 	-	<u> </u>	-	-	
	4	├					 	-	├		 	-	-	-				-		-			 		 	
	5	 	-	-	 		 	-	-	-	-	-	-	-	\vdash		-	-	H	-	-	-		<u> </u>	 	
· · · · · ·	6	 	-	-	-	-	 	-	<u> </u>	<u> </u>	-	-	 	-	\vdash	-		-	\vdash						 	
	7	┢	-	-	-		-	-	-	-	├		-	-	-		ļ	-	-	<u> </u>	-				-	
	 	 		-	-		-	-	-		├	<u> </u>	-	<u> </u>	-		-		-	-	-	-	 		<u> </u>	-
	8	<u> </u>	-	<u> </u>			<u> </u>	-	-	-	├	 -	-	-	<u> </u>			\vdash	<u> </u>	-		-	ļ		-	
	9	 		l-	<u> </u>	-	<u> </u>	-	ŀ-	-	├	-	-	-		-		-	-	-	-	-	<u> </u>		-	-
	10	1	1	<u> </u>	İ		L	L	L		L	1	[l	i		i	1		l			I	l	1	1

	Rollover

Page of 3 (Note 1)

Note: Use B8 if parity bit is desired

Note 1: 3 code assignment charts are required for each keyboard encoder pattern. Fill in a "1" or "0" in each output box (B₁ thru B₉). Indicate page number.

Note 2: The matrix is 9 "X" locations by 10 "Y" locations.

Note 3: Write in 10 one's, 10 two's, etc. in successive X address locations up to 9. This will fill 3 charts. The first page will have address matrix location 1,1; 1,2: 1,3... 1,10; 2,1; 2,2... 2,10; 3,1, etc. up to 3,10. Page 2 has 4,1 to 6,10. Page 3 has 7,1 to 9,10. Note 4: A contact closure at the address matrix location will cause the appropriate bit pattern to appear at the output in negative true logic. V_{OH} = "0"; V_{OL} = "1."

Note 5: See application note AN-80 for coding example.

² Key Rollover

MM5740AAE, MM5740AAF CODE ASSIGNMENT CHARTS

MAT			cc	OMMO)N			UNS	HFT			SH	FT			CONT	roL			SHI				CHAR	ACTER	
х	Υ	В1	В2	В3	В4	B ₉	B ₅	В ₆	В7	В8	85	B ₆	В7	В8	B ₅	В6	В7	В8	B ₅	В ₆	В7	88	US	S	С	sc
1	1	0	0	0	1	0	1	1	0	1	1	1	0	1	1	1	0	1.	1	1	0	1	8	8	8	8
1	2	0	0	1	0	0	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	4	4	4	4
1	3	1	0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	5	5	5	5
1	4	1	0	0	0	0	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	1	1
1	5	0.	1	0	0	0	1	1	0	1	-	1	0	1	-	1	0	1	1	1,	0	1	2	2	2	2
1	. 6	1	1	0	0.	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	3	3	3	3
,	7	0	0	0	0	1	1	1	0	0	1	1	0	0	t	1	0	0 .	1	1	0	0	O.	Ç.	0	0 -
1	8	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	- 6	6	6	6
1	9	1	. 0	0	- 1	0	1	1 -	0	0	1	1	0	0	1	1	0	0	1	1	0	0	- 9	- 9	9	9
- 1	10	1	1	1	0	0	1	1	0	1	-	1	0	1,	-	1	0	1	1	1	0	1	7	7	7	7
2	1	0	0	1	1	0	0	0	0	0	0.	0	0	0	0	0	0	0	0	0	0	0	FF,	FF	FF	FF
2	2	1	0	- 1	1	1	0	0	0.	1	0	0	0	1	0	0	0	1	0	0	0	1	CR	CR	CR	CR
2	3	0	0	1	1	0	1	0	0	1	1	0	0	1 :	1	0	0	1	1 -	0	0	1	FS	FS	FS'	FS
2	4	1	0	1	1	0	1	0	0 .	0	1	0	0	0	-1	0	0	0	1	0	0	0	GS	GS	GS	GS
2	5	.1	1	0	1	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	VT	VT .	VT	VT
2	6	0	1	1	1	0	0	0	0	- 1	0	0	0	1	0	0	.0	1	0	0	0	1	SO	SO	SO	SO
2	7	0	0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	SP	SP	SP	SP
2	8	1	0	0	1	0	0	0	0	0	0	0.	0	0	0	0	0	0	0	0	0	0	нт	нт	нт	HT
2	9.	0	0	0	1	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	88	. BS	BS	8S
٠ 2	10	1	0	1	1	1	0	1	0	0	1	1	0	1	0	1	0	0	1	1	0	1				
3	1	0	0	0	0	0	1	1	0	0	1	1	0.	0	1	1	0	0	1	1	0	0	0	0	0	0
3	2	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	LF	LF	LF	LF
3	3.	0	0	0	0	0	1	0	1_	0	0	0	1	1	1	0	0	1	0	0	0	0	Р	60	DLE	NUL
3	4	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	DEL	DEL	DEL	DEL
3	5	1	1	0	1	0	1	-1	0	1	0	1	0	0	1	1	0	1	0	1	0	0	<u> </u>	1	1	· ·
3	6	0	1	1	1	1	0	1	0	0	0	1	0	0	0	1_	0	0	0	1	0	0	Ŀ	· .	<u> </u>	
3	7	1	1	1	1	0	. 0	1	0	1	1.	1	0	0	0	1	0	1	1	1	0	0		?		,
3	8	0	0	0	0	0	- 1	0	1	0	1	0	1	0	1	0	0	1	1	0	0	1	Р	Р	DLE	DLE
3	9	1	1	1	1	0	0	0	1	1	0	ō	1	1	0	0	0	0	0	0	0	0	0	0	SI	SI
3	10	0	1	0	1	1	1	.1.	0	0	0	1	0	1	1	1	0	0	0	1	0	1	<u> </u>		:	· .

MAT!			cc	MMO	ÒN			UNS	HIFT			SH	IFT			CONT	ROL			SHI	FT TROL			CHAR	ACTER	
X	Y	В1	B ₂	В3	84	89	85	В ₆	В7	В8	B ₅	В6	В7	B ₈	В5	В6	В7	88	B ₅	86	87	88	US	s	С	sc
4	1	1	0	0	1	0	1	1	Ò	0	0	1	0	1	1	1	0	0	0	1	0	1	9) .	9)
4	2	1	0	0	1	0	0	0	1	1	0	0	1	1	0	0	.0	0	0	0	0	0	1	- 1	HT	нт
4	3	1	1	1	1	1	0	0	1	1	1	0	1	0	0	0	0	0	1	0	0	1	0		SI	US
. 4	4	1	1	0	1	0	0	0	1	0	1	0	1	1	0	0	0	1	1_	0	0	0	K	11	VT	ESC
. 4	5	0	0	1	1	0	0	0	1	1	1	0	1	0	0	0	0	0	1	0	0	1	L		FF	FS
4	6	0	0	1	1	0	0	1	0	1	1	1	0	0	0	1	0	1	1	1	0	0		1.5		
4	7	0	1	1	1	1	0	1	0	0	1	1	0	1	0	1	0	0	1	1	0	1 .		15		
4	8	0	0	1	1	0	0	0	1	1	0	0	1	1	0	0	0	υ	0	0	0	0	L	L	FF	FF
4	9	1	1	0	1	0	0	0	1	0	0	0	1	0	0	0	0	.1 .	0	ð	0	1	К	K	VT 1	V.T
4	10	0	0	0	1	0	1	1	0	1	0	1	0	0	1	!	0	1	0	1	0	0	8	(8	(
5	1	0	1	1	0	0	1	1	0	0	0	1	0	1.	1	1	0	0	0	1	0	1	6	8:	ô	&
5	2	1	0	1	0	0	1	0	1	0	1	0	1	0	1	0	0	1	1	0	0	1	U	U	NAK	NAK
5	3	1	0	0	1	0	1	0	1	0	1	0	1	0	1	0	0	1 .	1	0	0	1	Y	Y	EM	EM
5	4	0	1	0	1	0	0	0	1	1	0	0	1	1	0	0	0	0	0	0	0	0	J	J.	LF	LF
5	5	0	0	0	. 1	0	0	0	1	0	0	Ò	1	0	0	0	0	1	0	0	0	1	н	н	BS	85
5	6	1	0	1	1	0	0	0	1	0	1	0	1	1	0	0	0	1	1	0	0	0	M	J	CR	GS
5	7	0	1	1	1	1	0	0	1	0	1	0	1	1	0	0	0	1	~	0	0	0	N	Λ	SO	RS
5	8	1	0	1	1	.0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	1	·M	М	CR	CR .
5	9	0	1	1	1	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	1	Ν	N	so	so ·
5	10	1	1	1	0	0	1	1	0	1	0	1	0	0	1	1	0	1	0	1	0	0	7	,	7	
6	1	1	0	1	0	0	1	1	0	0	0	1	0	1	1	1	0	0	0	1	0	-1	- 5	٠,,	5	15
. 6	2	0	1	0	0	0	1	0	1	1	1	0	1	1	1	0	0	0	1	0	0	0	R-	R	DC2	DC2
6	3	0	0	1	0	0	1	0	1	1	1	0	1	1	1	0	0	0	1	0	0	0	Т	Ţ	DC4	DC4
6	4	0	1	1	0	0	0	0	1	1	0	0	1	1	0	0	0	0	0	0	0	0	F	F	ACK	ACK
6	. 5	1	1	1	0	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	1	G	G	BEL	BEL
6	6	0	1	1	0	0	1	0	1	0	1	0	1	0	1	0	0	0	-	0	0	0	٧	V	SYN	SYN
6	7	0,	1	0	0	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	1	В	В	STX	STX
- 6	8	0	0	0	1	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	CAN	CAN	CAN	CAN
6	9	1	0	0	1	0	1	0	0	1	1	0	0	1	, 1	0	0	1	1	0	0	1	EM	EM	EM	EM
6	10	0	0	1	0	0	1	1	0	1	0	1	0	0	1	1	0	1	0	1	0	0	4	S	4	S

Negative True Logic

 $\begin{array}{lll} B_1-B_7 &= ASCII \, Code \\ B_8 &= \, Even \, parity \, (on \, B_1, \, B_2, \, B_3, \, B_4, \, B_5, \, B_6, \, B_7, \, B_8) \\ B_9 &= \, Selective \, Repeat \, Bit \end{array}$


Note: Use B_8 if parity bit is desired.

MATI			cc	MMC	ON			UNSF	HFT			SH	FT			CONT	ROL			SHI				CHAR	ACTER	
x	Υ	В1	B ₂	B ₃	В4	B ₉	B ₅	В6	B ₇	В8	B ₅	В6	В7	В8	B ₅	В ₆	В,	88	B ₅	В ₆	В7	BB	US	s	С	sc
7	1	0	1	0	0	0	-1	.0	0	0	1	0	0	0	-	0	0	0	1	0	0	0	DC2	DC2	DC2	DC2
7	2	1	0	1	0	0	0	0	1	1	.0	0	1	1	0	0	0	0	0	0	0	0	E	E -	ENG	ENG
7	3	1	1	0	0	0	1	0	0	1.	1	0	0	1	1	0	0	1	1	0	0	1	DC3	DC3	DC3	DC3
7	4	0	0	1	0	0	0	0	11 -	0	0	0	1	0	0	0	0	1 .	0	0	0	1	D .	D	EOT	EOT
7	5	0	0	.1	0	0	-1	0	0	0	1.	0	0	0	1	0	0	.0	1	0	0	0	DC4	DC4	DC4	DC4
7	6	1	1	0	0	0	0	0	1	1	0	0	1	1	0 .	0	0	0	0	0	0	0	C	·C	ETX	ETX
7	. 7	1	0	1	0	. 0	1	0	0	1	1	0	0	1	1.	0.	0	1	1	0	0	1	NAK	NAK	NAK	NAK.
7	8	0	1.	1	0	0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	SYN	SYN	SYN	SYN
7	9	1	1	1	0	0	1	0	0	0	1	0	0	0	1	0	0	0 -	1	0	0	0.	ETB	ETB .	ETB	ETB .
7	10	1	1	0	0	0	1	1	0	0	0	1	0	1	1	1	0	0 -	.0	1	0	1	3	#	3	#
. 8	1	1	0	1	0	0	0	0	0 ^	0	0	0	.0	0	0	0	0	0	0	0	0	0	ENO	ENQ	ENO	ENO
8	2	1.	1	1	0	0	1	0	í	1	1.	0	1	1	1	0	0	0	1	0	0	0	W	W	ETB	ETB
8	3	0	1	1	0	0	0	0	-0	0	0	0	0	0.	0	0	0	0	0	0	0	0	ACK	ACK	ACK	ACK
8	4	1	1	0	0	0	1	0	1	0	1	0	1	0	1	0	.0	1	-1	0	0	1	S	S	DC3	DC3
8	5	1	1	1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	BEL	BEL	BEL	BEL
8	6	0	0	0	1	0	1	0	1	1	1	0	1	1	1	0	0	0	1	0	0	0	×	X	CAN	CAN
8	7	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Ó	0	0	SI	SI	S1	SI.
. 8	8	0	0	0	0	0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	DLE	DLE	DLE	DLE
8	9	1	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0.	0	0	DC1	DC1	DC1	DC1
8	10	0.	1	0	0	0	1	1	0	1	0	1	0	0	1	1	0	1	0	1	0	0	2	"	2	
9	1	0	0	0	0	0	0	0	0	0	0	0	0	.0	0	0	0	0	0	0	0	0	NUL	NUL	NUL	NUL
9	2	1	0	0	0	0	1	0	1	1	1	0	1	1	1	0	0	0	1	0	0	0	0	0	DC1	DC1
9	3	1	1	0	1	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	ESC	ESC	ESC	ESC
9	4	1	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	1	A	A	SOH	SOH
9	5	1	0	0	0	0	0.	0	0	1	0	0	0.	1	0	0	0	1	0	0	0.	1	SOH	SOH	SOH	SOH
9	6	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	1	1	0	0	1 .	Z	Z	SUB	SUB
9	7	0	1	0	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	STX	STX	STX	STX
9	8	1	1	0	0	0	0	0	0	0	0.	0	0	0	0	0	0	0	0	0	0	0	ETX	ETX	ETX	ETX
9	9	0	0	1	0	0	.0	0	0	1	0	0	0	1	0	0	0	11	0	0	0	1	EOT	EOT	EOT	EOT
9	10	1	0	0	0	0	1	1	0	1	0	1	0	0	1	1	0	1	0	1	0	0		1	1	1

Negative True Logic

B₁ - B₇ = ASCII Code B₈ = Even parity (on B₁, B₂, B₃, B₄, B₅, B₆, B₇, B₈) B₉ = Selective Repeat Bit

Note: Use B_8 if parity bit is desired.



ASR

ASR 33 MM5740AAE (N-KEY ROLLOVER) MM5740AAF (2-KEY ROLLOVER)

Typical Keyboard Arrangement

N

Keyboard Encoder Circuits

MICROPROCESSOR MATES WITH MOS/LSI KEYBOARD ENCODER

ABSTRACT

This application note is intended to show how to interface a keyboard to the IMP-16 microprocessor for the purpose of text editing. An example which includes suggested hardware and software is presented to illustrate data inputting from the keyboard to the microprocessor. This example can be used either with the IMP-16 chip set or with the IMP-16C/200 or IMP-16C/300 card.

INTRODUCTION

The MM5740 keyboard encoder interfaced to an IMP-16C card microprocessor provides a very cost-effective means of data entry that takes full advantage of the benefits of MOS/LSI technology. The MM5740 is a complete keyboard interface system capable of providing quad mode* 90 key keyboard encoding in a single integrated circuit. This chip detects a key switch closure and translates it into a coded output while providing all of the necessary functions for modern keyboard system design. Data and control outputs are directly compatible with the TTL logic inputs on the IMP-16C. Characters are read from the keyboard into the read/ write memory on the IMP-16C card by means of a program contained in PROM's on the card or in external memory. The characters may be reformatted, edited, converted to binary and processed, transferred to a floppy disk or cassette for more permanent recording, or transmitted to a central computer facility. Typical applications include text editing typewriters, alphanumeric CRT display controllers, remote terminal controllers, data entry and recording systems, operators console in man-machine interactive systems, supervisory or process control systems. Further application information is contained in AN-80 MOS Keyboard Encoding and AN-124 IMP-16 Peripheral Interfacing Simplified. Figure 1 is a functional diagram of a keyboard/IMP-16C interface using the LSI keyboard encoder.

INTERFACE CONSIDERATIONS

The Keyboard

Connecting a physical keyboard to the MM5740 will be covered briefly in the following discussion. A more comprehensive treatment is detailed in AN-80, pgs 3 - 4. For this discussion, reference should be made to *Figure 2* which details the pin connections.

The matrix drive (X_1-X_9) and sense (Y_1-Y_{10}) lines are normally connected to each other via the switch matrix. These lines detect contact closure and sense the key that was depressed. The corresponding character is obtained from a read only memory in the MM5740 which has been mask programmed for the desired code. Nine bits are available for each character. Bits 0 to 7 are generally information bits while bits 8 and 9 may be used for parity or special character control. When a valid key is entered the corresponding 9-bit character is stored internally in latches within the MM5740. After a delay of one bit time (one clock period) the data strobe (pin 13) signal will go high, indicating that data is ready and stored in the output latches. This signal alerts the IMP-16C that the character may now be taken. The function of the data strobe control input (pin 14) is to control the resetting of the data strobe once it has been activated. The output enable (pin 15) serves as the TRI-STATE® control for the code data output lines (B₁ to B₉) and is used to control the resetting of the data strobe output.

To minimize response time, the MM5740 is operated in the pulse data strobe mode. The output enable is tied to ground so that the outputs are always enabled. The data strobe is tied directly to the data strobe control. With this connection, a pulse which is one bit time wide will appear on the data strobe line to indicate available data is present. With a 200 kHz clock, one bit time translates into a 5 µs data strobe pulse.




FIGURE 1. Functional Diagram

^{*}Quad mode means the four basic keyboard modes which are; UNSHIFT, SHIFT, CONTROL, SHIFT CONTROL.




FIGURE 2. MM5740 Pin Connections

In the following sample interface design the MM5740 chip and several discrete components are mounted on a communications keyboard. A cable from the 40 pin connector on the keyboard to an 8 1/2" x 11" interface board provides the physical communications link to the processor. The interface board has space available for components to implement a cassette and CRT interface for text editing applications. Pages of text could be stored as cassette records, called up by the keyboard and displayed on the CRT. Appropriate keyboard commands could be programmed to edit the page. Lines could be inserted, deleted, copied or moved as required. The finished page could be restored on the cassette. Figure 3 is a schematic diagram of the keyboard interface logic board.

MM5740-IMP-16C INTERFACE

Three instructions are necessary for the IMP-16C to detect that a character is ready for input and to obtain that character. These instructions are given below:

LI 3, X '80 ;DEVICE ADDRESS IN AC3
BOC 13, +0 ;WAIT FOR CHARACTER READY
RIN 0 :INPUT CHARACTER INTO ACO

The first instruction sets the peripheral device address of the keybaord (X'80) into accumulator 3 (AC3). This is necessary for proper execution of the RIN instruction (AC3 is added to the sign extended displacement field of the RIN instruction and sent to the peripheral over the ADX lines). The address was chosen so as not to be in conflict with any of the IMP-16P peripherals.

The BOC instruction is essentially a test for keyboard character ready. The data strobe output (DSO) from the keyboard (cable connector pin 12) is stored in a set-reset latch built from cross coupled NAND gates (see Figure 3). This is because the DSO pulse width is one clock period or $5.0\mu s$ and the processor might not detect DSO in the required time. Refer to Figure 4 for IMP-16C/MM5740 timing. The complement output of the latch (\overline{Q}) is connected to jump condition 13 (JC13). The BOC instruction tests for JC13 and branches to the PC relative address specified in the displacement field if the condition is true. Normally JC13 is true; when a key is pressed DSO goes high which forces Q low. The jump condition will then be false and the next instruction executed. This next instruction is a RIN 0 which takes the character from the keyboard encoder (B1 to B8) into ACO. Thus, this program is in a one-word BOC loop until a key is pressed.

Execution of the RIN instruction causes:

- The peripheral device address and order code to be placed on the ADX lines at T4 of microcycle 6 (see Figure 1-3, IMP-16C Application Manual Supplement 1, pg. 1 - 3. There are eight timing pulses, T1 to T8, each microcycle. The RIN instruction requires 7 of these microcycles).
- The RDP (Read Peripheral) flag to be pulsed at T2 of microcycle 7. This is used as a peripheral input gating signal.

The peripheral address and order codes on the ADX lines are set into TTL latches on the IMP-16C during RIN microcycle 6. The ADX lines are sent to all peripherals, but only the one whose address is specified




FIGURE 3. Text Editing Keyboard (TEK) Interface Logic for IMP-16C




FIGURE 4. MM5740/IMP-C Timing Diagram

will respond. A BCD to binary decoder (DM7442) is used to select one of eight possible order codes. This provides modular expansion capability if new peripherals (keyboards, CRT's, cassettes, printers) are added to the keyboard microprocessor system. The RDP signal is latched (RDPL) on the interface to guarantee that it will be valid at T7 of RIN microcycle 7, when data is taken by the processor. At this time the address and order code is valid and the ENBL signal goes low. This signal enables the TRI-STATE buffers (DM8096, DM8098) which complement the inverted ASCII keyboard data (B₁ to B₈) and place it on the SW bus to the processor. The data is taken by the processor at T7 and transferred into ACO bits 0 to 7. At this point, one character has been obtained by the processor. The ENBL signal is also used to reset the data strobe latch which makes Q high and JC13 true. This reconditions the IMP-16C to be ready for the next character.

The MM5740's clock input (CLK) is provided by a dual one shot (DM9602) connected as an oscillator. A 200 kHz square wave is generated using the logic shown in *Figure 3*.

THE PROGRAM

In addition to the three instructions given, a control program is necessary to pack, store and count characters

and insert line delimeters—carriage return (CR) and line feed (LF). A flow chart and coding for the program are given in *Figures 5* and 6.

A line of text is terminated by a CR or when 72 characters have been entered. The CR-LF is inserted and an address pointer is incremented to designate the start of the next line. At this point, the user may request that the last line or entire message be typed on the teletype using the MESG routine in the TTY 16P PROM. Editing functions such as insert, delete, replace, copy, or move lines could be provided if the information was to be output to a CRT, cassette or floppy disc. Although the keyboard encoder (MM5740) used was mask programmed for inverted ASCII code with even parity, any code could be used.

CONCLUSION

The example below demonstrates a keyboard/microprocessor interface taking full advantage of the benefits of LSI technology—small size, increased reliability, fewer interconnections and much more functional capability per unit cost. These advantages may be exploited in a wide range of man-machine or operator interaction systems.




FIGURE 5. Flowchart of Subroutine (READL) that Reads One Line from the Keyboard

```
. TITLE TEK
       9999
                       . ASECT
                       . =X1700
       0700
               > MAIN PROGRAM
                                              ; INITIALIZE MESG ADDR
5 0700 8914 A
              TEK: LD
                               2, STADDR
                               2, MADRES
                       ST
6 0701 A90C A
               GO:
                                              ; READ 1 LINE & STORE
                     JSR
                              READL
  0702 2914 A
               ; PUT 1 IN ACO FOR TTY LINE, O TO CONTINUE READING,
               ; 2 TO OUTPUT ALL LINES ON TTY
9
                                               ;ENTER 0/1/2 IN AC0
                       HALT
10 0703 0000 A
                                               ;BIT0 AC0=1 OUT LINE
                               3) OUTL
                       BOC
11 0704 1305 A
                               4, OUTM
                                               ;BIT1 AC0=1 OUT MESAG
                       800
12 0705 1402 A
                 CONTINUE ENTERING NEXT LINE BY DEFAULT
13
                                               ; INCR ADDRESS PTR
                              2.1
14 0706 4801 A
                       AISZ
                                               CONTINUE
                               GO
15 0707 21F9 A
                       JMP
                ; OUTPUT ENTIRE MESSAGE ON TTY
                                               ; SETUP MESG STARTING
                           1, STADDR
1, MADRES
               OUTM: LD
17 0708 850C A
                       ST
                                               j
                                                   ADDRESS
18 0709 A504 A
                ; ENTER 0 AS LAST WORD FOR MESG ROUTINE IN TTY16P
19
                OUTPUT LINE OR MESSAGE
                                              ; INCR ADDRESS
                               2/1
21 070A 4A01 A
               OUTL: AISZ
                               0.0
22 070B 4000 A
                       L I
23 070C A200 A
                       57
                               0, (2)
                ; OUTPUT ON TTY USING MESG SR IN TTY16P PROM
24
                                               COUTPUT ON TTY
                               @MESG
25 070D 2D08 A
                       JSR
                                               ; MESSAGE ADDRESS
    070F
                MADRES: . =. +1
26.
                                               ; READ NEXT LINE
                       JMP
                               GO
27 070F 21F1 A
28
                ; DATA AREA
29

    ; WORD COUNT FOR KBD

                WDCNT: . =. +1
        0711
                H00FF: WORD X100FF
                                               ⇒MASK RT WD
31 0711 00FF A
                                              CR W PARITY BIT
                               X1008D
                CR: , WORD
32 0712 008D A
                                              1) CRHLFC
                       . MORD
                               X10D0A
               CRLF:
33 0713 0D0A A
                                              ) /LF-NUL/
                LENULL: MORD
                               X10A00.
34 0714 0A00 A
                                              ;ST ADDRESS OF MESG
                               X11000
35 0715 1000 A
                STADDR: . WORD
                               X17EC3
                                               ; MESG SR ADDR TTY16P
                MESG: WORD
36 0716 7EC3 A
                ; READ 1 LINE FROM KEYBOARD & STORE IN 36 WD BUFFER
37
                ; STARTING BUFFER ADDRESS IN AC2
38
                ; CHARS ARE READ, PACKED & STORED
39
                ; CR IS TERMINAING CHAR, CR LF AT END OF LINE
40
                ; JC13 FOR DATA STROBE OUTPUT WHEN KEY IS PRESSED
                               0,36
                                               WORD COUNT
42 0717 4C24 A READL: LI
43 0718 A1F7 A
                        ST
                                0, MDCNT.
                                              ; DEVICE ADDRESS
                                3,X180
                        LI
44 0719 4F80 A
                                              ; WAIT FOR DATA STROBE
45 071A 1DFF A RDLOOP: BOC
                                137. +0
                                              ;READ 1 CHAR INTO ACØ
                        RIN
                                Ø
46 071B 0400 A
                                              ; MASK OUT LEFT BYTE
                                0. H00FF
47 0710 61F4 A
                        AND
                                               JIS IT A 1CR1
                        SKNE
                                0, CR
48 071D F1F4 A 4
                                CRODD
49 071E 210D A
                        JMP
                                               ; MOVE TO LEFT BYTE
50 071F 5008 A
                        SHL
                                0.8
                                0.1
                        ROPY
51 0720 3181 A
                    BOC
                                              ; WAIT FOR DATA STROBE
                                13/. +0
52 0721 1DFF A
                                               READ 1 CHAR INTO ACO
                      RIN
                                Ø
53 0722 0400 A
                                            ; MASK OUT LEFT BYTE
                                0, H00FF
                      AND
54 0723 61ED A
                                              ;2 PACKED CHARS
                     RADD
                                1.0
55 0724 3400 A
                                0, (2)
                                               ;STORE IN BUFFER
56 0725 A200 A
                        ST
                                                ; WAS LAST CHAR A CR
                       AND
                                0. H00FF
57 0726 61EA A
58 0727 F1EA A
                        SKNE
                                0. CR
                      JMP
                                CREVEN
59 0728 2106 A
                                              : ; INCR ADDR POINTER
                        AISZ
                                2.1
60 0729 4A01 A
                                              DECR & TEST WD COUNT
                       DSZ
                                MDCNT
61 072A 7DE5 A
                       JMP
                                RDLOOP
62 072B 21EE A
63
                ; ENTER CR-LF AS LAST WORD
 64
                    FIGURE 6. Coding for Text Editing Keyboard (TEK)
```

```
65 072C 81E6 A
                 CRODD: LD
                                  0, CRLF
                                                   CRZLINE FEED CHARS
66 072D A200 A
                         5T
                                  87 (2)
                                                  STORE IN BUFFER
67 072E 0200 A
                         RTS
                                  0
681
                 / ENTER LF-NUL AS LAST WORD
69 072F 4801 A
                 CREVEN: HISZ
                                  2,1
                                                   JINCR ADDRESS PTR
70 0730 81E3 A
                         LD
                                  0. LFNULL
                                                 JULINE FEED/NULL CHARS
71 0731 21FB A
                         JMF
                                  CRODD+1
72
73
                    MESSAGE BUFFER
74
                    EACH LINE CONTAINS A MAXIMUM OF 72 PACKED CHARS
75
                    AND A CR-LF
76
        1000
                         . =X11000
77
        0700
                         . EMD
                                 TEK
        0712
CR
CREVEN
        072F
              Ĥ
CRLF
        0713
              Ħ
CRODD
        9720
        0701
60^{\circ}
H00FF
        0711
LFMULL
        0714
MADRES
        970E
              Ĥ
MESG
        0716
OUTL
        979A
OUTM
        0708
RDLOOP
        071A
              Ĥ
READL
        0717
              Ĥ
STADDR
        0715
              A
TEK
        0700 A
MDCNT
        9719 A
NO ERROR LINES
SOURCE CK. = AE1A
```

FIGURE 6. Coding for Text Editing Keyboard (TEK) (Continued)

Keyboard Encoder Circuits



MOS ENCODER PLUS PROM YIELD QUICK TURNAROUND KEYBOARD SYSTEMS*

INTRODUCTION

Most modern keyboard designs employ MOS/LSI keyboard encoder IC's to implement all the necessary electronic functions. The key codes specified by the customer are programmed into a read only memory which is an inherent part of the encoder. Although some common encoder formats are available off the shelf, such as ASR33 teletype (MM5740AAE or MM5740AAF), there are many instances where variations of common formats are needed. Since these formats are mask programmed into the keyboard encoder, there is a certain amount of lead time (approximately 12 weeks) before a customer receives his final circuit.

By using a binary coded keyboard encoder in conjunction with a programmable read only memory, customers can build prototype keyboard systems or fill small volume orders in minimum time. This approach keeps all the encoding electronics and timing the same as in the final system, so that a minimum of redesign is necessary to configure the actual final version. This is done when the keyboard encoder with the final mask

programmed key codes is received. In addition, the usefulness of being able to reassign key codes quickly in the PROM makes system debugging and alteration an easy task.

The basic configuration for this implementation is shown in the simplified block diagram of Figure 1. The key switches and all timing signals are configured in the normal manner. The keyboard encoder chip will emit binary codes for each valid keyswitch closure. These binary outputs are used as addresses for the PROM which is programmed with the desired actual code for each keyswitch. Each key closure is transformed first to an address by the encoder and then to the final code by the PROM. In this manner, a general design is possible, with the only variable being the contents of the PROM which is easily and quickly programmed. When changes are necessary, the PROM may be erased and reprogrammed quickly making it an easy task to finalize design alterations.




FIGURE 1. Simplified Block Diagram

*REFERENCE: AN-80 MOS Keyboard Encoding by Dom Richiuso

KEYBOARD IMPLEMENTATION

A typical implementation of this approach is shown in *Figure 2*. The encoder employs a dynamic scanning technique to identify key closures. Each keyswitch is

defined by a particular X drive line and Y sense line of the encoder. In addition to the basic operation of translating a switch closure to a coded output, the MM5740




FIGURE 2. Typical Keyboard System

provides all the functions necessary for modern keyboard system design. This includes all the logic necessary for key validation, 2-key or N-key rollover, bounce masking, mode selection and strobe generation. Table I illustrates the relationship between keyswitch matrix position, key mode and the binary coded outputs of the MM5740 AAC or AAD encoder. The AAC version provides for N-key rollover while the AAD is a 2-key rollover encoder. Since there are nine X lines, ten Y lines and four modes, 360 nine-bit codes are possible.

In the general application using 90 four mode keys, a 4k PROM (MM5204) should be used. If less than 64 fourmode keys are all that is required, a 2k PROM (MM5203) may be substituted. In this case, the most significant bit (B1) from the encoder is dropped and Table I addresses would go from 0-255. When programming

the PROM, it should be noted that the MM5740 uses a bit paired coding system. Any particular key will have 5 common bits (B1, B2, B3, B4, B9) and 4 variable bits (B5, B6, B7, B8) which may change when going from one mode to another. In addition, encoder coding is specified in terms of negative logic so that it may be necessary to complement positive logic PROM contents when ordering encoder masks.

By careful PC board layout, the encoder/PROM prototyping system can utilize the same PC board as the final system with the PROM removed. This can be accomplished by arranging the traces so that it is possible to provide jumpers from the encoder outputs to the PROM outputs. Utilizing this approach allows for a minimum of tooling, parts counts and quick turnaround time for new designs.

TABLE I. Encoder/PROM Mapping

	KEY POSITION	MODE	ADDRESSES (ENCODER OUTPUT)	KEY CODE OUTPUTS (PROM CONTENTS)
	X Y		B1 B2 B3 B4 B9 B5 B6 B7 B8	B7 B6 B5 B4 B3 B2 B1 B0
KEY 1	1 1 1 1 1 1 1 1 1 1 2 1 2 1 2 1 2 1 2	Unshift Shift Control Shift Control Unshift Shift Control Shift Control	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	USER DEFINED
KEY 90	9 10 9 10	Unshift Shift	1 0 1 1 0 0 1 0 0 1 0 1 0 1	KEY CODES
KE130	9 10 9 10	Control Shift Control	1 0 1 1 0 0 1 1 0 1 0 1 1 0 0 1 1 1	ing the control of th

^{*}Encoder outputs are listed in positive true logic notation.

TABLE II. Truth Table MM5740/AAC or MM5740/AAD

^{*}NEGATIVE LOGIC NOTATION "1" = -, "0" = +